Help us improve
Share bugs, ideas, or general feedback.
From rtl-agent-team
Runs Tier 4 integration tests on multi-module RTL systems, verifying cross-module data flow, reset propagation, clock connectivity, and handshake protocols.
npx claudepluginhub babyworm/rtl-agent-team --plugin rtl-agent-teamHow this skill is triggered — by the user, by Claude, or both
Slash command
/rtl-agent-team:rtl-p5s-integration-test [top-module-name][top-module-name]This skill is limited to the following tools:
The summary Claude sees in its skill listing — used to decide when to auto-load this skill
<Purpose>
Defines coding conventions, mandatory test ordering, result schema, and escalation rules for Tier 4 integration testing of RTL designs. Pure reference — no orchestration.
Provides SystemVerilog testbench best practices including layered architecture, self-checking TBs, transaction classes, and verification patterns. Use for TB structure and methodology.
Guides technical evaluation of code review feedback: read fully, restate for understanding, verify against codebase, respond with reasoning or pushback before implementing.
Share bugs, ideas, or general feedback.
<Use_When>
<Do_Not_Use_When>
rtl-p5s-func-verify (Tier 3).rtl-p5s-perf-verify.rtl-conformance-test.
</Do_Not_Use_When><Why_This_Exists> Modules that pass individually may fail when connected due to interface mismatches, protocol violations, or timing assumptions that do not hold across boundaries. Integration testing catches: port width mismatches, reset not propagating to all sub-modules, backpressure not flowing through the pipeline, and data corruption at handoff points. These bugs are invisible to per-module testing. </Why_This_Exists>
rtl-p4s-unit-test) and Tier 3 (rtl-p5s-func-verify) — PASS or PARTIAL_PASS.rtl/**/*.sv.If prerequisites are missing: WARNING — recommend completing Tier 2 and Tier 3 first. Orchestrator adapts scope with available artifacts.
| Path | Role | |------|------| | `templates/integration-tb-template.sv` | Top-level integration TB scaffold: multi-module DUT instantiation, clock/reset generation, connectivity checker, data flow monitors. | | `scripts/check_connectivity.py` | Stub: static port width/direction checker across module boundaries. (deep-fill in follow-up PR) | | `references/integration-test-conventions.md` | Tier ordering, test categories, JSON schema, report structure, anti-patterns. | | `examples/` | (placeholder — deep-fill in follow-up PR) |<Responsibility_Boundary>
integration_results.json schema and test categories documented in references/integration-test-conventions.md.
</Responsibility_Boundary>Apply steps 1-6 to every requested top-level module — do not stop after the first.
<Tool_Usage> Integration test orchestration:
Task(subagent_type="rtl-agent-team:p5s-integration-orchestrator",
prompt="Execute Tier 4 integration testing. User input: $ARGUMENTS")
Do not perform simulation work directly — the orchestrator manages connectivity checks, data flow tests, reset propagation tests, handshake verification, and end-to-end reference comparison. </Tool_Usage>
Video codec top-level after all per-module Tier 2 and Tier 3 tests pass; verifying the full encode pipeline end-to-end. skills/rtl-p5s-integration-test/examples/ Static connectivity check passes; all 5 data flow tests PASS; reset propagation PASS; end-to-end output matches refC oracle — overall PASS. Report recommends proceeding to final compliance and `rtl-p6-design-review`. AXI-Stream handshake fails at the boundary between the entropy coder and the bitstream packer due to a width mismatch. skills/rtl-p5s-integration-test/examples/ Static connectivity check reports `o_bin_val[7:0]` (cabac_encoder) connected to `i_data[15:0]` (bitstream_packer) — width mismatch. Dynamic simulation skipped. Report flags the boundary with signal paths; recommends Tier 2 re-run for both modules after RTL fix. Reset de-assertion reaches the top module but one sub-module never exits its reset state. skills/rtl-p5s-integration-test/examples/ Reset propagation test FAIL: `u_range_coder` remains in reset state 5 cycles after `sys_rst_n` de-asserts. `integration_results.json` records the failure with the first divergence cycle. Report identifies the missing reset connection in the instantiation.<Escalation_And_Stop_Conditions>
end_to_end tests as "verdict": "SKIP" rather than fabricating comparison values.end_to_end fails → report FAIL; do not override with PARTIAL_PASS.
</Escalation_And_Stop_Conditions>sim/top/integration_results.json — per-test PASS/FAIL with category and failure details.reviews/phase-5-verify/integration-test-report.md — cross-module test results, failure signal paths, and recommendation.<Final_Checklist>
sim/top/integration_results.json written with one entry per test.reviews/phase-5-verify/integration-test-report.md written with failure details and recommendation.