Stats
Actions
Tags
Help us improve
Share bugs, ideas, or general feedback.
From skidl-skills
Interprets SKiDL ERC output, classifies errors vs. warnings, and provides fix patterns for pin conflicts, floating pins, decoupling, and NC usage. Run after circuit changes or during design review.
npx claudepluginhub nickkraakman/skidl-skills --plugin skidl-skillsHow this skill is triggered — by the user, by Claude, or both
Slash command
/skidl-skills:erc-rulesThe summary Claude sees in its skill listing — used to decide when to auto-load this skill
- Before exporting any netlist
Performs a three-angle review of SKiDL circuits: electrical rules check, architecture sanity against requirements, and code quality. Validates footprints and outputs a severity-sorted report.
EMC pre-compliance risk analysis for KiCad PCB designs — 18 check categories, 44 rule IDs covering ground planes, decoupling, I/O filtering, switching harmonics, clock routing, differential pair skew, board edge radiation, PDN impedance, return paths, crosstalk, ESD protection, shielding, and magnetic leakage from switching inductors. Produces severity-ranked risk report with pre-compliance test plan. Supports FCC Part 15, CISPR 32, CISPR 25 (automotive), MIL-STD-461G. SPICE-enhanced when available. Use when the user asks about EMC, EMI, radiated/conducted emissions, FCC compliance, CE marking, CISPR, ground plane issues, decoupling strategy, clock routing EMC, switching noise, differential pair skew, or whether their board will pass EMC testing. Also for "will this pass FCC?", "check my EMC", "is my ground plane okay?", "check my decoupling", or "generate an EMC test plan".
Generates KiCad schematics and PCBs from natural language prompts with DRC/ERC checks and AI verification loop. Outputs project files, BOM, and report. Ideal for prototyping boards like iCE40 breakouts.
Share bugs, ideas, or general feedback.
Drive strength order (PWR > OUT > BIDIR > TRI > OC > IN > NC)
Must-fix errors — treat as blockers:
NC)Warnings — investigate, suppress only with justification:
erc_assert()erc_assert()Mandatory decoupling:
Every IC VCC pin → 100 nF minimum, named C_DECOUP_*
Intentional NC:
U1['NC1', 'NC2'] += NC
Warning suppression:
erc_assert("expected open-drain", net)
ERC run pattern:
if __name__ == "__main__":
# ... circuit ...
ERC()
Produce this summary line after every ERC run:
"X errors, Y warnings, Z notes. Circuit is [PASS/FAIL]."