{"name":"outcomeeng-hdl-plugins-hdl","owner":{"name":"ClaudePluginHub"},"plugins":[{"name":"outcomeeng-hdl-plugins-hdl","source":{"source":"github","repo":"outcomeeng/claude"},"description":"HDL engineering: idiomatic VHDL-2008 and SystemVerilog IEEE 1800-2017 code review with synthesizability analysis","version":"0.2.0","strict":true,"keywords":["vhdl","systemverilog","verilog","fpga","asic","hdl","synthesis"],"category":"utilities"}]}